EAST SEARCH

11/14/2007

Hits	Search String	
<u>26</u>	adj time) and rise and fall) and logical adj operation) al USPAT; US-PGPUB, EPO, JPO,	DERWENT; IBM_TDB
2	adj time) and rise and fall) and logical adj operation) al USPA1; US-PGPUB;	JEKWENI, IBM_I UB
∞	(((logic and gate and delay adj time) and rise and fall) and logical adj operation) ar USPAT; US-PGPUB;	EPO; JPO; DERWENT; IBM_TDB
46970	hasegawa.in. USPAT;	EPO; JPO; DERWENT; IBM_IDB
926	US-PGPUB; EPO; JPO;	DERWENT; IBM_TDB
121	USPAT; US-PGPUB; EPO, JPO;	DERWENT; IBM_TDB
45	USPAT	
12) and rise and fall USPAT;	DERWENT; IBM_TDB
1628	delay adj calculat\$	DERWENT; IBM_TDB
26127	look adj3 table USPAT;	DERWENT; IBM_TDB
74	(delay adj calculat\$) and (look adj3 table)	DERWENT; IBM_TDB
က	((delay adj calculat\$) and (look adj3 table)) and library	
473	(delay adj calculat\$) and gate (delay adj calculat\$) and gate	_
29	. ((delay adj calculat\$) and gate) and fall and rise	
38		<u>8</u>
29		EPO; JPO; DERWENT; IBM_TDB
	ing USPAT; US-PGPUB;	EPO; JPO; DERWENT; IBM_TDB
106402	logic adj circuit\$1. USPAT; US-PGPUB;	EPO; JPO; DERWENT; IBM_TDB
310		DERWENT; IBM_TDB
37)) and (logic\$2 adj (information or op USPAT; US-PGPUB;	EPO; JPO; DERWENT; IBM_TDB
112	(logic adj circuit\$1) and (comput\$5 adj delay)	EPO; JPO; DERWENT; IBM_TDB
96	(logic adj circuit\$1) and (estimat\$3 adj delay)	DERWENT; IBM_TDB
468	((logic adj circuit\$1) and (calculat\$3 adj delay)) or ((logic adj circuit\$1) and (compt USPAT; US-PGPUB; EPO; JPO;	DERWENT; IBM_TDB
26	((logic adj circuit\$1) and (calculat\$3 adj delay)) or ((logic adj circuit\$1) and (comp USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	DERWENT; IBM_TDB
7	(((logic adj circuit\$1) and (calculat\$3 adj delay)) and (logic\$2 adj (information or ol USPAT; US-PGPUB; EPO; JPO;	DERWENT, IBM_TDB
2	(((logic adj circuit\$1) and (calculat\$3 adj delay)) or ((logic adj circuit\$1) and (comt USPAT; US-PGPUB; EPO; JPO;	DERWENT; IBM_TDB
7	(((logic adj circuit\$1) and (calculat\$3 adj delay)) or ((logic adj circuit\$1) and (comp USPAT; US-PGPUB; EPO; JPO;	DERWENT; IBM_TDB
33722	logic adj gate\$1	
179	ulat\$3 adj delay) USPAT; US-PGPUB;	DERWENT; IBM_TDB
47	(logic adj gate\$1) and (comput\$5 adj delay)	DERWENT; IBM_TDB
61	mat\$3 adj delay) USPAT; US-PGPUB;	DERWENT; IBM_TDB
268	((logic adj gate\$1) and (calculat\$3 adj delay)) or ((logic adj gate\$1) and (comput\$t USPAT; US-PGPUB; EPO; JPO;	
38	EPO.	<u>B</u>
0	lay)) or ((logic adj gate\$1) and (comput:	
220	(logic adj circuit\$1) and (delay with library)	DERWEN!; IBM_I UB
46	((logic adj circuit\$1) and (delay with library)) and ("connection information" or "circ USPAT; US-PGPUB; EPO; JPO;	DERWEN!; IBM_I UB

(((logic adj circuit\$1) and (delay with library)) and ("connection information" or "cir USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB (((logic adj circuit\$1) and (delay with library)) and ("connection information" or "circ USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB (logic adj circuit\$1) and (delay with library)) and "logic information" USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB ((logic adj circuit\$1) and (delay with library)) and "logic information" 0 10 220 11

09/273560 Hasegawa

EAST SEARCH

11/14/2007

tion or operation))																															
(logic\$2 adj (informa	Issue Date Current OR	20030109 327/158	20020822 326/31	20020314 327/158	20020124 327/277	20011122 327/175	20011122 326/112	20010927 327/276	010823 326/104	20021105 716/17	20021105 716/1	021105 326/82	20021029 327/158	20020514 327/158	20020430 327/175	20011016 327/158	20011009 716/10	20010925 370/503	20010410 327/279	20010130 327/278	20001226 327/278	20000801 716/4	19991109 716/6	990713 716/7	980609 716/18	19970826 326/80	970408 716/6	9970318 714/37	9970225 714/732	970204 708/525	960416 708/525
Results of search set L32:(logic adj gate\$1) and ((calculat\$3 adj delay) or (comput\$5 adj delay) or (estimat\$3 adj delay)) and (logic\$2 adj (information or operation))	Source	device and microcomputer	Semiconductor integrated circuit 2002	Semiconductor integrated circuit device and microcomputer 2002	r integrated circuit device	Semiconductor integrated circuit 2001	Semiconductor integrated circuit 2001	Semiconductor integrated circuit compensating variations of delay time	Semiconductor integrated circuit device capable of producing output thereof without being influenced by of 20010823	Methods for designing standard cell transistor structures	Automated processor generation system for designing a configurable processor and method for the same 2002	Semiconductor integrated circuit device capable of producing output thereof without being influenced by of 20021105	Semiconductor integrated circuit device and microcomputer	Semiconductor integrated circuit device and microcomputer		anductor integrated circuit device	Method for designing layout of semiconductor integrated circuit, semiconductor integrated circuit obtained 2001		Semiconductor device for setting delay time	Variable delay circuit and semiconductor intergrated circuit device	Semiconductor integrated circuit device and microcomputer	Probe points and markers for critical paths and integrated circuits	Method for designing layout of semiconductor integrated circuit, semiconductor integrated circuit obtained 1999	Method for designing layout of semiconductor integrated circuit semiconductor integrated circuit obtained t 19990713	Method for improving the operation of a circuit through iterative substitutions and performance analyses of 19980609 716/18	Processor utilizing a low voltage data circuit and a high voltage controller	Logic gate size optimization process for an integrated circuit whereby circuit speed is improved while circui 19970408		Delay testing of high-performance digital components by a slow-speed tester	Circuit and method for detecting if a sum of two multidigit numbers equals a third multidigit number prior to 19970204 708/525	Circuit and method for detecting if a sum of two multibit numbers equals a third multibit constant number pi 19960416
et L32:(loc	Title									Methods	Automate	Semicon	Semicon	Semicon	Semicon	Variable	Method f	Circuit ar	Semicon	Variable	Semicon	Probe po	Method 1	Method f	Method f	Processo	Logic ga	Logic simulator	Delay tes	Circuit al	Circuit a
Results of search s	Document Jocument II Title	US 20030006816 A1	US 20020113616 A1	US 20020030521 A1	US 20020008560 A1	US 20010043103 A1	US 20010043085 A1	US 20010024136 A1	US 20010015658 A1	US 6477695 B1	US 6477683 B1	US 6476639 B2	US 6472916 B2	US 6388483 B1	US 6380778 B2	US 6304117 B1	US 6301692 B1	US 6295300 B1	US 6215345 B1	US 6181184 B1	US 6166577 A	US 6097884 A	US 5983008 A	US 5923569 A	US 5764525 A	US 5661413 A	US 5619418 A	US 5613062 A	US 5606567 A	US 5600583 A	US 5508950 A

S 5446748 A	Apparatus for performing logic simulation	19950829 714/814
S 5426591 A	Apparatus and method for improving the timing performance of a circuit	19950620 716/6
S 5270955 A	Method of detecting arithmetic or logical computation result	19931214 708/525
S 5124776 A	Bipolar integrated circuit having a unit block structure	19920623 257/204
S 5001751 A	Mode 4 reply decoder	19910319 342/45
S 4926478 A	Method and apparatus for continuously acknowledged link encrypting	19900515 705/75
S 4805216 A	Method and apparatus for continuously acknowledged link encrypting	19890214 380/283
S 3914580 A	TIMING CONTROL CIRCUIT FOR ELECTRONIC FUEL INJECTION SYSTEM	19751021 377/2